User login

maw41 weekly report




It's my first week working on the NTP FPGA project. I've written a few test Verilog modules to get familiar with programming the board and have done a lot of reading about how to configure it to work with Anthony's VHDL code. Sadly the Xilinx tools aren't working probably at the moment so getting anything meaningful on the board hasn't happen yet.